

(512) 733-2621 • FAX (512) 733-2629 • www.chtech.com



Overview:

Number of Channels: 1		
Resolution:	14-Bit	
Maximum Sample F	Rate: 1MSPS	
Input Type:	Bipolar Diff	
Input Impedance:	10MΩ	
Input Ranges:	±10V or ±60V	
Gain:	1 to 1000	
Timestamp: 32-Bit		
Data Storage:	age: 32M Samples	
Anti-Aliasing Filter:	Elliptic &	
	Bessel	
Front Panel Inputs/Outputs: 2/2		

Backplane Triggers

Operational Features:

- Programmable Aperture Window with external real-time change capability
- Relative or Absolute Aperture Windowing
- Capture Till Full or Capture Last
- Continuous Time-Stamping while Capture Disabled
- External "Data Stored" signal
- Two Programmable Anti-aliasing Filters (one Bessel response and the other a linear phase elliptic response) plus a bypass mode

Inputs:

Each input, front panel and back plane triggers are programmable as the Sample Clock, Conversion Storage Enable, Timestamp Run, Aperture Select, or Force Store signal.

Outputs:

2

Each output, front panel and back plane triggers, are programmable as the Sample Clock (before or after prescaling), Force Store, Aperture Select, A/D Conversion Storage Enable, Timestamp Run, or Value Stored Strobe to allow one M228 to act as the master control for other M228's.

TBDma

TBDma

TBDma

I/O Connector:

44-pin DSUB receptacle

Power:	
+5V	
+12V	
-12V	

M228 1MSPS Aperture A/D M-Module

The M228 is a 1MSPS 14-bit A/D converter module that samples and selectively stores differential analog signals along with a 32-bit time stamp at a rate up to 1MSPS. The module has the ability to convert and store all data at the specified sample rate or selectively store input values that exceed the range of the programmed aperture window. This technique provides extensive real-time data compression and data extraction for transient type input signals.

In addition, two anti-aliasing filter types, Elliptic and Bessel, plus a bypass provide flexible input conditioning.

M Module Compliance

Complies with ANSI/VITA Std. 12-1996 for single-wide MA Modules

Addressing	A8
Data	32-Bit
Interrupts	INTA
Triggers	TRIGA/B

Temperature:

Operating	0°C to 50°C
Storage	-40°C to 70°C

Applications


- Acquisition of transient signals
- Real-time data compression
- General A/D Conversion

Ordering Information

11030500-0001

Additional Information

User Manuals for C&H carriers and this module can be found on our website at www.chtech.com.



Specifications:

A/D Converter:

~ _			
	Resolution		14 bits
	ntegral Linearity E	rror	±1 LSB
	Differential Linearit	y Error	±1 LSB
2	Zero Error	-	±15 LSB
-	Throughput (max)	Warp Mode ¹	1 MSPS
	0 1 ()	Normal Mode	800KSPS
2	Zero Offset Error (I	max) ²	TBD mV
	Full Scale Error ²	,	TBD % + TBD mV
5	Signal to Noise Ra	tio	85.5 dB

Signal Input Conditioning:

-	gnai mpat oonana	oning.	
	Input Range	normal (G=1)	±10V
		÷10 active (G=1)	±60V
	Common Mode Vo	oltage Range (dc to 5	50KHz) ±13V
	Common Mode Re	ejection Ration	80dB
	Input Impedance	differential	20MΩ
		common-mode	10MΩ
		÷10 active	10MΩ
	Divider	programmable	1 to ÷10
	Gain overall		1 to 1000 V/V
	front er	nd 1,	2, 5, or 10 V/V
	back e	nd 1, 2, 5, 10, 20,	50,or 100 V/V
	Filter Cutoff Frequ	encies Elliptic	1.6 - 416 KHz
		Bessel	0.3 - 88 KHz
	Group Delay	Elliptic, f _c =208KHz	11.7 - 14.1µs
		Bessel, f _c =88KHz	6-8µs
	Passband Ripple ³	^b Elliptic, f _c =208KHz	TBD
		Bessel, f _c =88KHz	TBD
	Filter Roll Off	Elliptic at 1.5 x f_c	57dB
		Elliptic at 6.0 x f _c	80dB
		Bessel at 1.5 x f _c	5dB
		Bessel at 6.0 x f _c	80dB

Input Sample Clock:

Accuracy Frequency (incrementa Jitter (max)) ⁴ 10Hz to	0.01% 1MHz 500ps
Calibration References:		
Accuracy	±0.5V ±0	0.35%
	±10V =	±0.1%
Temperature Coefficier	t ±0.5V 25p	om/°C
		om/°C
External Inputs (FPINA/E):	
	grammable -5.0 to	+5.0V
Input Impedance pro	grammable $50\Omega/1$	00KΩ
Pulse Width (min)	-	5ns
Frequency (max) ⁵	5	0MHz
Maximum Input Level	no damage, pwr off	±40V

External Outputs (FPOUTA/B):

Output Level	V _{OH} at -3ma (min)	2.5V
	V _{oL} at 3ma (max)	0.5V
Output Impedance)	50Ω

no damage, pwr on

Notes:

1. In Warp Mode, the time between conversions must not exceed 1ms.

2. After calibration

- Relative to gain at 0.1f_c.
 The internal clock rate is 1MHz. A programmable prescaler of 1, 2, 5, 10, 20, 50, 100, and 200 allows various sample rates.
- 5. This is the maximum frequency that the input logic can accept. The maximum functional frequency is limited by the use of the input signal.

±36V